Abstract: An 8-bit 1-GS/s asynchronous loop-unrolled (LU) successive approximation register (SAR)-Flash hybrid analog-to-digital converter (ADC) with complementary dynamic amplifiers (CDAs) is ...
Abstract: A selectively activated 8× time-domain (T-domain) latch interpolation is proposed for low-power high-speed flash analog-to-digital converters (ADCs). Flash ADCs with T-domain latch ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback