Abstract: Test data compression implies that a compressed test set is stored on a tester, and an on-chip decompression logic produces tests that can be applied to the circuit from compressed tests.