Abstract: The main purpose of this paper is to study the FPGA implementation of two 16 bit PN sequence generator namely Linear Feedback Shift Register (LFSR) and Blum-Blum-Shub (BBS). We have used ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback