Abstract: This paper discusses about an FPGA based emulation of source synchronous protocol-aware hardware which can be used to test the timing parameters of various medium speed protocols on silicon.