Abstract: We propose a CMOS Analog Vector-Matrix Multiplier for Deep Neural Networks, implemented in a standard single-poly 180 nm CMOS technology. The learning weights are stored in analog ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback