Abstract: This paper presents a high-resolution time-to-digital converter (TDC) implemented on FPGA. The design combines the direct counting method with a tapped delay line architecture, and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback