SystemVerilog Test Bench Output On Altera Quartus

This project implements an I²C counter on an FPGA. It demonstrates a professional hardware design workflow by integrating a custom Verilog module

Project Overview This project demonstrates a self-contained digital system that uses the I²C protocol to control a simple 8-bit counter. The system is built in Quartus Prime Lite v24.1 and verified ...

GitHub

AXI UVM Verification Testbench

This repository contains a UVM (Universal Verification Methodology)-based testbench for verifying an AXI (Advanced eXtensible Interface) protocol design. The testbench is designed to validate the ...

IEEE

Design and Verification of DDR5 Subsystem Using UVM Methodology

Abstract: This paper discusses the design and verification of a DDR5 subsystem using UVM methodology to achieve high data transfer rate. The current state of the electronics industry demonstrates a ...

Some results have been hidden because they may be inaccessible to you

Show inaccessible results

This project implements an I²C counter on an FPGA. It demonstrates a professional hardware design workflow by integrating a custom Verilog module

AXI UVM Verification Testbench

Design and Verification of DDR5 Subsystem Using UVM Methodology

Trending now