News
Abstract: A 16-element 140–160-GHz phased array transceiver is reported. The chipset is fabricated using STMicroelectronics’ 55-nm SiGe BiCMOS process. Five different chips are implemented: a ...
Abstract: A novel sparse array (SA) structure is proposed based on the maximum inter-element spacing (IES) constraint (MISC) criterion. Compared with the traditional MISC array, the proposed SA ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback