Abstract: In this work, we explore the resource of backside (BS) interconnect for signal routing in SRAM macro and logic at 2nm technology node to tackle the technology scaling induced frontside (FS) ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback