Abstract: Routing is one of the most time-consuming stages in the FPGA design flow. Parallelization can accelerate the routing process but suffering from load imbalance, further resulting in a low ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback